Quiz 3

(March 20th @ 5:30 pm)

PROBLEM 1 (30 PTS)

library ieee;


• Complete the timing diagram of the circuit whose VHDL description is shown below:


```
use ieee.std_logic_1164.all;
entity circ is
  port ( rstn, a, b, x, clk: in std_logic;
        q: out std_logic);
end circ;

clk
rstn
x
a
b
```

PROBLEM 2 (35 PTS)


• Complete the timing diagram of the following state machine:





PROBLEM 3 (35 PTS)

• Complete the timing diagram of the following circuit. $Q = Q_3 Q_2 Q_1 Q_0$



1